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ABSTRACT This paper presents the design of a low-latency, highly linear current-steering DAC for use in
continuous-time ADCs. A detailed analysis of equivalent unary-weighted current-steering DAC topologies
in terms of mismatch, noise, and output-impedance related distortion is carried out. From this analysis, we
propose a tri-level DAC design that achieves 12-bit static linearity and is suitable for implementation in
a continuous-time ADC architecture. To reduce output-impedance related distortion, the design combines
DAC slice impedance matching with a proposed compensation technique. By incorporating the tri-level
DAC in a continuous-time ADC architecture, the technique demonstrates ∼ 8dB improvement in DAC
dynamic performance at high frequencies over the Nyquist-band at 100MS/s. The DAC has been verified
by simulation results in TSMC 1.2V 65nm CMOS technology.
INDEX TERMS Tri-level, current-steering, DACs, thermal noise, DNL, INL, HD3, SFDR.
I. INTRODUCTION
HIGH performance, wide-bandwidth continuous-timeADCs (CT-ADCs) are employed in applications such
as cellular/Wi-Fi, video cameras, and automotive radar.
In this work, a DAC is employed in the feedforward
path of continuous-time-input-pipelined ADC (CTIP-ADC)
architecture [1]. The CTIP-ADC as shown in Fig. 1 is
a sub-category of CT-ADC. The ADC consists of a contin-
uous time input stage followed by a discrete time backend
ADC. The top-level components of the CTIP-ADC are the
filter, Flash-ADC/DAC (N-bit), integrating-gain-stage, and
a discrete-time backend SAR-ADC (M-bit). CT-ADCs can
perform accurate conversion of signals without the need
for a large input sampling stage, however they require
a highly linear low noise current-steering DAC (CS-DAC)
with a linearity specification that matches or exceeds the
overall ADC specification. This paper presents the analysis
and design of a low-latency high-linearity CS-DAC suitable
for a 12-bit, 100MS/s CTIP-ADC architecture as described
in [1].
In order to achieve 12-bit ADC performance using
100MS/s sampling rate, the 5-bit (32-level) unary-weighted
CS-DAC must fulfill the following key requirements;
1. The DAC must meet the overall linearity performance
of the ADC (i.e., 12-bit).
2. A fully differential DAC must be suitable for low-
voltage (1.2V) and must have low-noise performance.
3. The DAC decoder logic must have low latency.
Drawing on these requirements, the work analyses three
equivalent unary-weighted CS-DAC topologies applicable to
This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/
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FIGURE 1. CTIP-ADC architecture [1] incorporating the DAC.
the CT-ADC architecture. The analysis focuses on three types
of DAC errors these are; random and deterministic mis-
match errors due to current-source (CSrc) mismatches [2],
thermal noise contributed by the CSrc devices [3], and
output-impedance related distortion due to the finite-output-
impedance of each CSrc [2]. The DAC in this work drives
a resetting integrator gain stage in the CTIP-ADC [1]. The
analysis omits the mismatch based timing errors [2] of the
individual CSrcs, as the resetting action of the integrator gain
stage of the CTIP-ADC negates the timing errors. During
the reset phase, the integrator allows the DAC to change
its state, while in this reset phase, the CSrcs have sufficient
time to settle before the start of the integration process.
Consequently, no timing errors will be introduced, as the
CSrc outputs would have been settled at the start of each
integration phase. The remaining errors introduced will only
be due to CSrc and output-impedance mismatches within the
DAC. Based on the CS-DAC topologies analysis, we design
a tri-level DAC that is suitable for implementation in the
CTIP-ADC as shown in Fig. 1. In addition, an approach to
improve output-impedance related HD3/SFDR performance
of the CS-DAC topologies is presented and applied to the
TRI-DAC design.
The rest of the paper is organized as follows: Section II
provides an overview of equivalent unary-weighted CS-DAC
topologies. Section III provides the analysis and comparison
of CS-DAC topologies in terms of thermal noise, static-
linearity, and output-impedance related distortion for their
equivalent unary-weighted implementation. Section IV pro-
vides the design details of the TRI-DAC blocks such as
CSrc slice, bias block, and the decoder-logic. The TRI-DAC
output-impedance related dynamic performance improve-
ment technique is provided in Section V. In Section VI, the
layout implementation and the dynamic performance results
of a fully differential TRI-DAC operating at a 100MS/s
sampling rate is presented. Finally, Section VII concludes
the paper.
II. CS-DAC TOPOLOGIES OPERATION
Unary-weighted CS-DAC topologies are categorized into
three types, these are (a) Bi-level DAC (BI-DAC) [4],
(b) Complementary DAC (CMP-DAC) [5] and (c) Tri-level
DAC (TRI-DAC) [3]. Equivalent 2-bit differential BI-DAC,
CMP-DAC and TRI-DAC implementations are shown in
Fig. 2(a), 2(b), and 2(c) respectively, where IFS is the full-
scale (FS) output current. In this scenario, a 2-bit BI-DAC
is implemented with four CSrc slices using nMOS (Sink)
devices, and a constant current offset using a pMOS (Source)
device on each current output node. The equivalent 2-bit
CMP-DAC and TRI-DAC implementation uses four and two
CSrc slices respectively. In each of the unit CSrc slices,
an nMOS and pMOS (n/p) CSrc device is used to ‘Sink’
and ‘Source’ the current respectively. However, as com-
pared to the CMP-DAC, the TRI-DAC unit CSrc slice has an
extra ‘Dump’ state, when activated this forms a path between
VDD and GND that contributes no current to the output
node.
III. CS-DAC TOPOLOGIES COMPARISON
In this section, the analysis and comparison of CS-DAC
topologies is provided in terms of thermal noise, static
linearity, and output-impedance related distortion for their
equivalent implementations. Based on the conclusions from
this analysis, we show why the TRI-DAC topology is chosen
for the architecture of Fig. 1.
A. THERMAL NOISE COMPARISON
The noise contribution due to the thermal noise of the CSrc
sets the fundamental upper limit for the SNR performance
of DACs. Equivalent 2-bit BI-DAC, CMP-DAC, and TRI-
DAC thermal noise at each code based on a sinusoidal input
signal is shown in Fig. 3(b), 3(c), and 3(d) respectively, along
with the DAC output in Fig. 3(a). The CSrc’s in these DAC
topologies are assumed to be long channel devices operating
in the saturation region.
1) BI-DAC NOISE
The BI-DAC has a constant current noise contribution from
the CSrc and offset devices at each code irrespective of the
input-code value. For an M-level BI-DAC, the current noise









where k = 1.38x10−23 J/K is the Boltzmann’s
constant, T is the temperature in Kelvin, γ =
2/3, IFS = M.ILSB, Vov,n and Vov,p are the gate-source
overdrive voltages for n/p CSrc device respectively.
2) CMP-DAC NOISE
In the CMP-DAC topology case, the n/p CSrc contributes
noise at each code and is constant irrespective of input-code
values. As compared to BI-DAC, the CMP-DAC topology
requires half the LSB step current to design a unit CSrc
slice and removes the need for offset devices. Hence the
current noise density at the output is half that of the BI-
DAC topology for the same number of bit implementations.
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FIGURE 2. Equivalent 2-bit unary-weighted CS-DAC topologies: (a) BI-DAC (b) CMP-DAC (C) TRI-DAC.
FIGURE 3. (a) 2-bit DAC output, current-noise-density of a 2-bit unary-weighted
(b) BI-DAC, (c) CMP-DAC, (c) TRI-DAC.
3) TRI-DAC NOISE
The TRI-DAC CSrc noise varies with the input-code value,
with the noise level negligible at mid-code due to no current
flowing at the output node. The current noise spectral density
for the TRI-DAC is based on the root-mean-square (RMS)
value of the input signal at the differential output, which
is 1/
√
2 of the FS current value. For the TRI-DAC, the
code-dependent noise variation corresponds to a full rectified
sinusoidal-signal as depicted in Fig. 3(d). Hence the current












The above equations show that the TRI-DAC has improved
noise performance compared to the equivalent BI-DAC
and CMP-DAC designed for the same number of bits.
Moreover, this feature makes it suitable for DAC applica-
tions that require improved noise performance at low-level
amplitudes [3].
B. STATIC LINEARITY PERFORMANCE
Mismatch within DAC components leads to a degradation
in the static linearity performance. In this section, the CSrc
mismatch related DNL and INL performance of an equivalent
thermometer-decoded BI-DAC, CMP-DAC, and TRI-DAC
are compared. To analyze the performance at 12-bit level,
a non-ideal 5-bit unary-weighted MSB DAC is combined
with an ideal 7-bit binary-weighted LSB DAC.
1) BI-DAC STATIC LINEARITY
For an N-bit BI-DAC consisting of M unary weighted ele-
ments where (M = 2N), the maximum RMS DNL (DNLRMS)

















where σ(II ) is the relative standard deviation of the unit
CSrc.
In order to design a 12-bit BI-DAC with a ±0.5 LSB
INL, achieving 99.7% yield, the required relative standard













where N is the DAC resolution and C is an INL yield related
coefficient. To obtain 99.7% DAC yield, C = 4.97.
Using σ(II ) = 0.1%, the DNL and INL error is
plotted for the BI-DAC using Monte Carlo (MC) sim-
ulations and shown in Fig. 4(a). From this plot, the
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FIGURE 4. 100 MC DNL, INL runs and their RMS plot for a 12-bit (a) BI-DAC, (b) CMP-DAC, and (c) TRI-DAC using MATLAB model.
DNL range is +0.52/−0.41 LSB and the INL range is
+1.12/−0.94 LSB. Fig. 4(a) shows the DNLRMS and
INLRMS plot using 100 MC runs. From the plot, the observed
maximum DNLRMS is 0.13 LSB and maximum INLRMS is
0.36 LSB at the 12-bit level. Using (4) and (5), the calculated
maximum DNLRMS is 0.128 LSB and maximum INLRMS is
0.36 LSB at the 12-bit level. Hence, the mathematical cal-
culations closely match with those obtained from the MC
simulation results.
2) CMP-DAC STATIC LINEARITY
For the CMP-DAC topology, the LSB step current of the
differential output is the sum of the unit currents In and Ip
of the n/p CSrc transistors respectively, where In and Ip
are the independent random variables. Thus the maximum
allowable total current deviation σ((In + Ip)/(In + Ip)) in
terms of the relative current deviations σ(In/In), σ (Ip/Ip)


























where β = In/Ip. In the CMP-DAC case, the maximum
INL occurs at the mid-code position similar to the BI-
DAC. Thus, the maximum DNLRMS and maximum INLRMS




















According to (6), σ((In + Ip)/(In + Ip)) should be less
than or equal to 0.15% to design a 12-bit CMP-DAC with
99.7% yield and INL error below or equal to 0.5 LSB. Hence,
to satisfy this condition, the relative current deviations
σ(In/In), σ (Ip/Ip) of the n/p unit CSrcs are both chosen
to be 0.1%. Using (7) and considering In ≈ Ip, the theoret-
ical value for σ((In + Ip)/(In + Ip)) is 0.07%. Using (8)
and (9), the mathematically calculated maximum DNLRMS
and maximum INLRMS are 0.09 LSB and 0.25 LSB respec-
tively at 12-bit level. Fig. 4(b) shows the DNL and INL plot
for the 100 MC simulations at a 12-bit level. From the plot,
the observed DNL range is +0.32/−0.31 LSB and the INL
range is +0.68/ − 0.73 LSB. Fig. 4(b) shows the DNLRMS
and INLRMS plot for the 100 MC simulations at 12-bit level.
The observed maximum DNLRMS and INLRMS values from
the plot are 0.10 LSB and 0.27 LSB respectively. The values
obtained from the MATLAB MC simulation results are in
a good agreement with those from the mathematical analysis.
3) TRI-DAC STATIC LINEARITY
In the case of a TRI-DAC topology, mismatch errors
contribute from the ‘Sink’ and ‘Source’ CSrc devices at
each digital input-code in a similar manner to the CMP-
DAC. However, the transfer function of the TRI-DAC differs
from the CMP-DAC topology due to incorporation of an
extra ‘dump’ mode. The TRI-DAC showing the maximum
INLRMS with respect to the input-code is depicted in Fig. 5.
It is observed from the figure that due to the zero crossing
TRI-DAC, the INL at mid-code is zero and the maximum
INLRMS error occurs at m = ±M/4, where m represents the
digital input-code.
For an N-bit and a M-level thermometer-decoded differ-
ential TRI-DAC, the maximum DNLRMS and INLRMS can
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FIGURE 5. An N-bit and M-level TRI-DAC INL bow diagram.




















Using the same level of mismatch on the n/p unit CSrcs as
that of CMP-DAC, the TRI-DAC DNL and INL error plot
for 100 MC simulations is shown in Fig. 4(c). From the plot,
the observed DNL range is +0.30/−0.29 LSB and the INL
range is +0.50/−0.48 LSB. Fig. 4(c) shows the DNLRMS
and INLRMS plot for the 100 MC runs at 12-bit level. The
observed maximum DNLRMS and INLRMS from the plot are
0.09 LSB and 0.18 LSB respectively. Using (10) and (11), the
calculated maximum DNLRMS and maximum INLRMS are
0.09 LSB and 0.18 LSB respectively at the 12-bit level. These
values proved to be in agreement with those obtained from
the simulation results. The mismatch analysis presented in
this section proves that the TRI-DAC has very good DNL and
INL characteristics compared to other CS-DAC topologies
for the same number of bit implementations.
C. CS-DACS OUTPUT-IMPEDANCE RELATED HD3
ANALYSIS
The signal-dependent output-impedance degrades
HD3/SFDR performance in fully differential DACs at
high frequencies. In this section, the code-dependent
finite-output-impedance related effects on equivalent unary
weighted CS-DACs HD3 performance is analysed at low and
high frequency. To make the HD3 analysis easier to follow,
the CS-DAC topologies drive an external resistive load. The
analysis shows unit CSrc cell output-impedance requirements
at low frequencies to achieve desired HD3 performance
for high-resolution CS-DAC topologies. Furthermore, the
analysis shows an approach to make DACs HD3/SFDR
performance signal-independent at high frequencies by
employing capacitive matching technique in the DAC
unit CSrc cell. For completeness, the analysis is extended
to show how a frequency dependent amplifier, which
acts as a load for BI-DAC, affects its output-impedance
related HD3 performance. A similar analysis is applied
to the CMP-DAC and TRI-DAC topologies to derive the
HD3 equation with an amplifier load.
FIGURE 6. BI-DAC simplified model with finite-output-impedance.
TABLE 1. CS-DAC topologies conductance variation at the positive output.
1) BI-DAC HD3 WITH RESISTIVE LOAD
Consider a BI-DAC model as shown in Fig. 6, which consists
of a LSB current Io in parallel with finite signal-dependent
output impedance (Zo) composed of resistor Ro in parallel
with capacitor Co. In the figure, RL is the external resis-
tive load, M is the total number of thermometer-decoded
DAC elements. In this scenario, the pMOS offset devices
are omitted from the analysis and are not shown in Fig. 6.
These devices acts as an offset in the signal-dependent
impedance characteristic drawn at the positive/negative out-
put node of the BI-DAC and does not influence the DAC
HD3 performance. For an N-bit and M-level BI-DAC using
a sinusoidal input-signal, the current variation at the positive
output node is given as
I+out = Io
M(1 + sin(ωt) )
2
. (12)
At low frequencies, the DAC unit CSrc cell output-
impedance Zo is dominated by the output-conductance go. Its





As an example, the output-conductance variation at the
positive output of a 2-bit BI-DAC is tabulated in Table 1.
With the load conductance gL = 1/RL, the output voltage at
the positive output node is
V+out =
M Io (1 + sin(ωt))
2gL +Mgo(1 + sin(ωt)) . (14)
The Taylor series expansion of (14) is
V+out = a0 + a1sin(ωt) + a2sin2(ωt) + a3sin3(ωt) + ., (15)
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FIGURE 7. (a) Minimal |Zo | required to achieve specific HD3 for different thermometer DAC bits N with RL = 50. (b) HD3 vs fin for a 12-bit thermometer-decoded BI-DAC
using different Co values with RL = 50. (c) |Zn | and |Zp | matching requirements for a 12-bit unary-weighted CMP-DAC with RL = 50.















, a4 · · ·
Using trigonometric relations for (15) and rearranging the
terms results in













sin(3ωt) + · · · (16)
The HD3 is the ratio of the coefficients of sin(ωt) and
sin(3ωt)
HD3 =
∣∣∣∣ 0.25 a3a1 + 0.75a3
∣∣∣∣. (17)
By placing the coefficients of sin(ωt) and sin(3ωt) from (15)
in (17), the signal-dependent output-impedance related











At low frequencies Zo is dominated by go, therefore the
effect of the finite-output-impedance is independent of the
signal frequencies as can be seen from (18). It also signifies
that the HD3 performance of a high-resolution BI-DAC can
be improved by increasing the output-impedance of a unit
CSrc cell. Using (18), a low frequency minimal |Zo| require-
ment to achieve specific HD3 (−60,−70−80, and −90 dB)
performance for different number of thermometer-decoded
DAC bits is shown in Fig. 7(a) using a 50 load. The
figure shows that to achieve better HD3 performance for
high-resolution BI-DAC, it requires large |Zo| value.
At high frequencies, Zo is dominated by 1/jωCo, where
Co is the effective output-capacitance of a unit CSrc cell.
From (18), the HD3 at high frequencies can be obtained by












where ω = 2π fin and fin is the input-signal frequency.
Using (19), HD3 versus fin is plotted in Fig. 7(b) for a 12-bit
unary-weighted BI-DAC with 50 load using different val-
ues of Co (5, 10, 15, and 25fF). The figure shows that the
HD3 can be improved at high frequencies by minimizing
the effective output capacitance Co of the DAC unit CSrc
cell.
2) CMP-DAC HD3 WITH RESISTIVE LOAD
In the case of the CMP-DAC topology, the n/p CSrc simul-
taneously ‘Sink’ and ‘Source’ the current to the output




Ip(1 + sin(ωt) )
2














At low frequencies, output-impedances Zn and Zp of the
n/p section of CMP-DAC CSrc slice is dominated by gn and
gp respectively. Therefore, the output-conductance looking
into the positive output node is
g+out = M
[
gp(1 + sin(ωt) )
2




where gn and gp are the output-conductance’s of the
n/p unit CSrcs. In the case of the 2-bit CMP-DAC, the
output-conductance variation at the positive output node for
different input-codes is tabulated in Table 1. Considering load
conductance gL, the voltage at the positive output node is
V+out =




)+M (gp − gn)sin(ωt) . (23)
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Similarly, the voltage at the negative output is
V−out =




)−M (gp − gn)sin(ωt) . (24)
From (23) and (24), the differential output voltage is then
Vd = V+out − V−out =
2 Mx (2gLI +MA I −MBI)
(2gL +MA)2 − (MBx)2
, (25)
where A = (gp + gn), B = (gp − gn) and x = sin(ωt).
Expanding (25) using Taylor’s series and substituting x and
x3 in (17), the code-dependent output-impedance associated




















Equation (26) states that the HD3 performance of the
CMP-DAC topology at low frequencies can be improved
by employing gn and gp matching in a unit CSrc slice.
Intuitively, it can be observed from Table 1 that the nMOS
unit CSrc conductance (gn) and pMOS unit CSrc conduc-
tance (gp) should be made equal to make output-conductance
equal for each input code at the positive output of the CMP-
DAC. Using (26), the required HD3 as a function of |Zp| and
|Zn| for a 12-bit unary-weighted CMP-DAC driving a 50
resistive load is shown in Fig. 7(c). The plot shows that, for
a realizable output-impedance values of an nMOS unit CSrc
(≤ 4M), HD3 (≥ 70dB) can be obtained, using the tighter
matching constraints between |Zn| and |Zp|. However, these
matching constraints become more relaxed for large values
of |Zn| (≥5M).
At high frequencies, Zn and Zp of the n/p section of CMP-
DAC is dominated by 1/jωCn and 1/jωCp respectively. In
this case, Cn and Cp is the effective output-capacitance of
n/p unit CSrc cell of CMP-DAC. From (26), the HD3 at
high frequencies can be obtained by replacing gn and gp









It can be noted from (27) that to improve HD3 at high
frequencies and to make it signal independent, matching
between Cn and Cp is necessary in CMP-DACs unit CSrc
slice.
3) TRI-DAC HD3 WITH RESISTIVE LOAD
The HD3 analysis in [5] for CMP-DAC is further developed
to enable a complete and thorough analysis of output-
impedance related HD3 for TRI-DAC design. The code-
dependent output-conductance behavior of the TRI-DAC
differs significantly from the BI-DAC and CMP-DAC topol-
ogy due to incorporation of the ‘Dump’ switch in a CSrc
FIGURE 8. Output-conductance variation at the positive output of TRI-DAC.
slice. In an N-bit and M-level thermometer-decoded TRI-
DAC, if k is the number of CSrc’s that are turned ‘ON’ for
a given input-code, then there will be (M/2 − k) number
of CSrc’s operating in dump mode. The TRI-DAC code-
dependent output-conductance variation at the positive output
node is shown in Fig. 8 and tabulated in Table 1, where gd
is the dump mode conductance (Zd  Zn,Zp). Intuitively, it
can be observed from both Fig. 8 and Table 1 that gn, gp
and gd should be made equal to remove the code-dependent
output-conductance variation in the TRI-DAC.
In order to simplify the HD3 analysis for a TRI-DAC
driving an external resistive load, n/p CSrc LSB currents are
assumed to be equal, i.e., In ≈ Ip = Ilsb. Hence, the current






At low frequencies, output-impedances Zn, Zp and Zd
of the Sink, Source and Dump mode of TRI-DAC unit
CSrc slice is dominated by gn, gp and gd respectively.
It can be observed from Fig. 8 that the combination of
the n/p output-conductance variation at the positive out-
put forms a full-rectified wave. Therefore, the n/p CSrc
output-conductance variation without considering dump con-

















where A = (gp + gn), B = (gp − gn). From Fig. 8, the
signal-dependent dump mode conductance variation of the













The overall output-conductance looking into the positive







+ 0.36gd + (A− 2gd)X
]
, (31)






simplify mathematical calculations, X can be further sim-
plified as







+ · · ·
)
. (32)
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FIGURE 9. (a) A multi-dimensional view using |Zn |, |Zp |, |Zd | and SFDR for a 12-bit thermometer-decoded TRI-DAC with a RL = 50. (b) HD3 vs fin and % mismatch γ and δ
for a 12-bit thermometer-decoded TRI-DAC with RL = 50. (c) HD3 vs fin and different Ao (dB) values for a 12-bit unary-weighted BI-DAC with an amplifier load.
Further simplifying (32), using trigonometric formulae and
re-writing
X = −[0.25 − 0.75x2 + 0.33x4]. (33)
Substituting (33) in (31) and considering load conductance,
the output-conductance at positive output node is

















where C = (A−2gd). From (28) and (34), the output voltage











Substituting K = MIlsb2 , L = gL+ MA2π + 9Mgd50 − MC8 , P = MB4 ,
Q = 3MC8 , R = MC6 in (35) and re-writing
V+out =
Kx
L+ Px+ Qx2 − Rx4 . (36)




































Using (38), a multi-dimensional plot shown in Fig. 9(a) is
obtained for a 12-bit thermometer-decoded TRI-DAC with
a 50 load. The X, Y and Z-axis in the plot represent
|Zn|, |Zp| and |Zd| values respectively. The color represents
the SFDR for a specific value of |Zn|, |Zp| and |Zd|. As an
example, for |Zn| = 5M and |Zp|, |Zd| equal to 7.5M, the
SFDR is close to 70dB. The multidimensional plot illustrates
the low frequency |Zn|, |Zp| and |Zd| requirements to achieve
desired SFDR performance for TRI-DAC. It also signifies
that the SFDR performance can be greatly improved by
making |Zn|, |Zp| and |Zd| closely match in a TRI-DAC unit
CSrc slice.
At high frequencies, Zn, Zp and Zd of TRI-DAC is dom-
inated by 1/jωCn, 1/jωCp and 1/jωCd respectively. In this
case, Cn, Cp and Cd is the effective output-capacitance of
unit CSrc cell of TRI-DAC in ‘Sink’, ‘Source’ and ‘Dump’
mode respectively. From (38), the HD3 at high frequencies
can be obtained by replacing gn, gp and gd with jωCn, jωCp











It can be noted from (39) that at high frequencies the
HD3 of TRI-DAC can be improved and made signal inde-
pendent by employing matching between Cn, Cp and Cd
in a TRI-DAC unit CSrc slice. Using (39), HD3 versus fin
and the percentage mismatch γ between Cn and Cp, the
percentage mismatch δ between Cn and Cd is plotted in
the Fig. 9(b) for a 12-bit thermometer-decoded TRI-DAC
with a 50 load. To demonstrate the plot, Cn is chosen
to be 70fF. The plot shows that signal-dependent output-
impedance related HD3 for TRI-DAC at high frequencies
can be improved by making Cn, Cp and Cd equal in a unit
CSrc slice.
4) BI-DAC HD3 WITH AMPLIFIER LOAD
In this section, the output-impedance related HD3 for BI-
DAC driving a transimpedance amplifier is derived. The DAC
output-impedance model driving a single-ended amplifier is
shown in Fig. 10, where ZF is the feedback impedance and
A(s) is the frequency dependent gain of an amplifier. From
the figure and by using Kirchhoff’s Current Law (KCL),
Iin is equal to DACs CSrc cell signal-dependent current Io
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FIGURE 10. BI-DAC output-impedance model driving a single-ended amplifier.
and the current through the code-dependent effective output-
impedance Zo, which can be stated as
Iin = −
(




Due to the virtual ground, the current Iin is equal to Iout.
Applying KCL at node Vx
− Iin + Iout = 0. (41)
Using Iin from (40) and writing for Iout, (41) can be written as
0.5MIo(1 + x) + Vx




At the inverting node of the amplifier, Vx = −V+out/A(s),





where Ao is the dc gain of the amplifier, ωo is the pole
frequency in radians. Substituting, Vx = −V+out/A(s) in (42)
and solving for output voltage
V+out =





At low frequency, DACs CSrc cell effective impedance Zo
and the amplifier’s feedback impedance ZF is dominated by
conductance’s go and gF respectively. Re-writing (44)
V+out =
0.5MIo(1 + x) A(s)
gF(A(s) + 1) + 0.5Mgo + 0.5Mgox . (45)




gF(A(s) + 1) + 0.5Mgo − 0.5Mgox . (46)
From (45) and (46), the differential output voltage is then
Vd = V+out − V−out
= 2MIoxA(s)(Mgo+(A(s) + 1)gF)
((A(s) + 1)gF+0.5Mgo)2 − (0.5Mgox)2
. (47)
Expanding (47) using Taylor’s series and substituting the
coefficients of x and x3 in (17), the output-impedance related









g2F (A(s) + 1)2
. (48)
Intuitively, (48) can be obtained replacing gL by
gF.(A(s) + 1) in (18). Equation (48) states that the
HD3 performance of BI-DAC can be improved by increasing
DACs output-impedance as well as the frequency dependent
gain A(s) of the amplifier. Figure 9(c) shows HD3 versus sig-
nal frequency for different Ao values (50, 60, and 70dB) that
rolls-off with frequency. In this scenario, |ZF| = 500 and
the amplifier pole frequency fo is 1MHz. The |Zo| = 1M,
rolls-off with frequency using Co = 10fF. Figure 9(c) shows
that the DACs HD3 value increases over the Nyquist band
by increasing the dc gain value of the amplifier.
Replacing go by jωCo in (48), the HD3 at high frequency




g2F (A(s) + 1)2
∣∣∣∣∣. (49)
5) CMP-DAC HD3 WITH AMPLIFIER LOAD
The HD3 equation for CMP-DAC driving an amplifier load
can be obtained using the same procedure as for the BI-
DAC topology. The coefficients of x and x3 are obtained by
applying Taylor’s series expansion at the differential output
voltage of the amplifier. By placing these coefficients in (17),




















Intuitively, (50) can be obtained by replacing gL with
gF.(A(s)+1) in (26). The HD3 equation at high frequencies







g2F (A(s) + 1)2
∣∣∣∣∣. (51)
For CMP-DAC with an amplifier load, the HD3 at low
frequencies can be improved by gn and gp matching, whereas
at high frequencies HD3 can be improved by matching Cn
and Cp in the DAC unit CSrc slice. The HD3 can also be
improved by increasing the frequency dependent gain of the
amplifier.
6) TRI-DAC HD3 WITH AMPLIFIER LOAD
The HD3 for TRI-DAC driving an amplifier load can be
obtained by referencing the procedures shown for BI-DAC
driving an amplifier load and TRI-DAC driving a resistive
load. Intuitively, HD3 can be obtained by replacing gL with
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TABLE 2. CS-DAC topologies comparison.
Equation (52) signifies that the HD3 performance can
be greatly improved by close matching of gn, gp and gd in
a TRI-DAC unit CSrc slice as well as by increasing A(s). The












D. CONCLUSION FROM ANALYSIS OF DAC
TOPOLOGIES
The following conclusions can be drawn from the analysis
presented in the above sections.
1) The 3-level element selection employed in a unit TRI-
DAC exhibits less DNL and INL error compared to the
BI-DAC and CMP-DAC topologies for a given level
of mismatch and number of bits.
2) Although the TRI-DAC thermal noise is code-
dependent; at the maximum code it contributes the
same thermal noise as the CMP-DAC; however, at
lower signal levels the TRI-DAC contributes signif-
icantly less thermal noise than the CMP-DAC and
BI-DAC for an equivalent bit implementation.
3) With respect to output-impedance related HD3/SFDR
performance, the TRI-DAC is seen to have a signal-
dependent output loading effect and this impacts the
HD3/SFDR performance; however, this loading effect
can be mitigated by matching Zn, Zp and Zd in each
unit CSrc slice.
Based on the above conclusions, the TRI-DAC topology
is implemented in this work for the CTIP-ADC architecture
of Fig. 1. The CS-DAC topologies comparison in terms of
their mismatch, thermal noise and output-impedance related
HD3/SFDR performance is summarized in Table 2.
IV. TRI-DAC DESIGN
Figure 11(a) shows a 1.2V 100MS/s 5-bit unary-weighted
(33-level/16 CSrc slices) tri-level CS-DAC top-level architec-
ture. The TRI-DACs FS differential output current is 2.4mA
and the output nodes drive a resetting integrator gain stage
in CTIP-ADC design [1]. The TRI-DAC major blocks in
include the 16x CSrc slices, the bias circuit and the decoder
logic, the design of which are detailed in the following
sections.
A. CS-SLICE
The TRI-DAC consists of 16 DAC slices, such that each slice
can simultaneously ‘Sink’ and ‘Source’ 75μA of current,
to produce a 150μA differential step current. The TRI-
DAC output nodes drive the 600mV common-mode level
of the amplifier. From (6), the n/p unit CSrc relative stan-
dard deviation should be less than or equal to 0.15% to
design a 12-bit TRI-DAC with ±0.5 LSB INL, achieving
99.7% yield. Furthermore, the gate area of a unit CSrc
using the related standard deviation and relevant technology














In this work, the overdrive-voltage (Vov) for the n/p
CSrc is 300mV and the nMOS AVT= 3.8mV∗μm, pMOS
AVT= 3.4mV∗μm with Aβ= 0.7%∗μm for both devices.
Using 0.1% standard deviation on both n/p CSrc devices,
the initially estimated gate area is 345μm2 and 288μm2
respectively. The W/L ratio of the n/p CSrc device is deter-
mined in such a way that it maintains the required standard
deviation and the overdrive voltage on both the devices.
Using aspect ratios of 32/10μm and 80/4μm for the n/p
CSrc device respectively; the values obtained for σ(In/In)
and σ(Ip/Ip) are 0.12% and 0.13% respectively. The TRI-
DAC transistor-level DNL and INL performance results using
100 MC simulations seen in Fig. 11(e) show the DNL/INL is
≤0.5 LSB. The obtained maximum DNLRMS and maximum
INLRMS are 0.09 LSB and 0.19 LSB respectively. These
results are in good agreement with TRI-DAC MATLAB
model results and DNL, INL equations as discussed in
Section III.
B. BIAS BLOCK AND DECODER LOGIC
The proposed bias circuit is shown in Fig. 11(a). The bias-
ing circuit is divided into two parts ‘Global’ and ‘Local’.
The global biasing uses 300μA of the reference current
and a current of 75μA flow through each parallel branch.
Low-voltage-threshold devices are used to implement the
biasing circuit to overcome the voltage headroom limi-
tations. A reference branch is designed using 4x larger
devices than its replica branches to reduce the effect of
mirrored noise. Additionally, the local biasing is divided
into two high compliance bias slices for better layout and
symmetry. The TRI-DAC decoder logic is driven by the
thermometer-decoded outputs of the 5-bit Flash-ADC con-
taining 32 comparators organized as 16 pairs. The pairing
of the comparator outputs is shown in Fig. 11(b). Each pair
comprises of an ‘Upper’ and ‘Lower’ comparator as shown
in Fig. 11(c). The outputs Up and Un, Lp and Ln of the
upper and lower comparators are complementary. To reduce
the latency in the feedforward critical path of the CTIP-
ADC; the TRI-DAC decoder logic is simply implemented
using 2-input NAND gates. The decoder logic truth table
is shown in Fig. 11(d). In this design, the use of a simple
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FIGURE 11. (a) TRI-DAC top-level architecture. (b) Pairing of comparators in Flash-ADC. (c) A comparator pair. (d) Decoder logic truth table. (e) TRI-DAC design DNL/INL
transistor-level MC runs at 12-bit level.
FIGURE 12. (a) Device ratios of unmatched and matched TRI-DAC unit CSrc slice. (b) n/p section output-impedance of a compensated TRI-DAC unit CSrc slice.
(c) Output-capacitance of n/p section of a compensated TRI-DAC unit CSrc slice. (d) Uncompensated TRI-DAC (e) Capacitive compensated TRI-DAC.
thermometer-decoded input stage minimizes element transi-
tions and is helpful in reducing dynamic distortion effects
such as ISI [10].
V. TECHNIQUE TO IMPROVE OUTPUT-IMPEDANCE
RELATED HD3 FOR TRI-DAC
The code-dependent output-impedance behavior of the TRI-
DAC differs significantly from the BI-DAC and CMP-DAC
topology, which is shown in Section III. Furthermore, it
is shown that the TRI-DAC’s output-impedance related
HD3/SFDR performance can be improved by matching
Zn, Zp and Zd in each unit CSrc slice. In this work,
the TRI-DAC unit CSrc slice (uncompensated) is initially
designed with an n/p section output-impedance of 0.91M
and 1.94M respectively. The dynamic performance results
of the uncompensated TRI-DAC driving an amplifier is dis-
cussed in Section VI. To improve TRI-DAC’s HD3/SFDR
performance, the impedance matching between the n/p sec-
tions is employed within each of the CSrc slice of the
TRI-DAC design. This impedance matching is employed
at the transistor-level using typical conditions to tune the
device sizes with no further calibration over PVT. To achieve
close match between the n/p section output-impedance and
output-capacitance of the TRI-DAC unit CSrc cell, W/L
ratio of the switch devices and cascode’s of the n/p section
is tuned without disturbing the CSrc’s. Figure 12(a) shows
the device ratios for unmatched and matched impedance of
a TRI-DAC unit CSrc slice. The matched n/p section output-
impedance and output-capacitance for TRI-DAC unit CSrc
slice is shown in Fig. 12(b) and (c) respectively. In this
scenario, |Zn| = 1.08M, |Zp| = 1.10M, Cn = 70fF and
Cp = 68fF.
Even though, the n/p section impedance matching is
employed; the output nodes of the TRI-DAC still have
a code-dependent variable output loading effect due to the
‘Dump’ mode. The output-capacitance of a switched ‘ON’
TRI-DAC unit CSrc slice is approximately 70fF at both out-
put nodes. The ‘Dump’ state contributes no current to the
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output node; hence, the capacitance seen at the output node
is zero. In this scenario, the uncompensated TRI-DAC has
a code-dependent output-capacitance at the positive/negative
output node as can be seen from Fig. 12(d). This signal-
dependent capacitance causes distortion in the TRI-DAC and
deteriorates its dynamic performance at high frequencies.
In [11], to reduce the code-dependent load effect that
causes dynamic glitch variation in a binary-weighted DAC,
the capacitors are employed between the latch and the CSrc
switch devices. However, in this work, our proposed solution
adds a switch ∅dump in each TRI-DAC slice to the output
nodes in ‘Dump’ mode to mitigate the code-dependent load-
ing effect. When the slice is switched to ‘Dump’ mode, ∅dump
is activated and the capacitive loading at the output becomes
Cdump as shown in Fig. 12(e). The value of Cdump is sized
to match the capacitance of an ‘ON’ unit CSrc slice. In this
scenario, the capacitance seen at the positive/negative out-
put node of the compensated TRI-DAC remains at a constant
value of 1.12pF (16 x 70fF) for each DAC input-code. In
this work, the dump capacitor (Cdump) is implemented using
an n/p device to mimic the CSrc device parasitic capacitance.
The aim is to equalize the DAC capacitive loading for all
input codes. This technique improves HD3/SFDR by ∼ 8dB
at high frequencies as shown by the results in Section VI.
VI. LAYOUT AND SIMULATION RESULTS
The TRI-DAC layout size is 176μm x 372μm, including
16x DAC slices, bias circuitry and decoder-logic as shown
in Fig. 13. Each of the 16x slice strips consist of n/p CSrc
device, cascodes, switch devices and dump capacitors which
has an outline of 163μm x 14μm and maintains the sym-
metry along its horizontal axis. The dump capacitors using
n/p devices are equal in size as that of n/p switch devices;
hence, the impact on the area overhead is minimal. The TRI-
DAC slice strip contains shorter dummy devices to help with
matching and to reduce the shallow-trench-isolation (STI)
effects. The local bias section is placed at either side of the
16x DAC slice strip array and connects to the global bias
block. The layout includes dummy devices matched to the
n/p sensitive devices in each slice. The layout consists of
dedicated routing channels to reduce parasitic capacitance
and to minimize IR power drop across the full design. The
decoder logic in each DAC slice is driven by a separate dig-
ital 1.2V supply and isolated rings to minimize the supply
noise interference.
The TRI-DAC designed in this work has been verified
using transistor-level simulations implemented in TSMC
65nm CMOS technology. The TRI-DAC FS output cur-
rent is 2.4mA and the power consumption from the blocks
including bias, 16x TRI-DAC slices and the decoder logic
is 2.55mW (from MSB DAC). The TRI-DAC static lin-
earity simulations show DNL, INL below ±0.5 LSB and
the transient simulations show a FS settling time of 355ps
including a 28.11ps driver delay.
In this work, the TRI-DAC is employed in the feed-
forward path of the CTIP-ADC design [1]. The CTIP-ADC
FIGURE 13. Layout of the TRI-DAC.
FIGURE 14. SNDR/SFDR versus input-frequency for uncompensated and
compensated TRI-DAC employed in a CTIP-ADC design [1].
is implemented using transistor’s at SPICE-level in TSMC
65nm technology which consists of all pass filter, 5-bit Flash-
ADC, 5-bit TRI-DAC, a resetting integrator gain stage, and
a 9-bit back-end SAR-ADC. The TRI-DAC output nodes
drive a resetting integrator gain stage detailed in [1]. The
resetting integrator is implemented using a feedforward com-
pensated amplifier with ∼70dB open loop gain and a 1GHz
unity gain frequency. This amplifier has more than one pole
and a zero rolls off with −40dB for a range of frequencies
that allows it to have a smaller unity gain bandwidth than
a conventional single pole amplifier. In this scenario, the
five MSB bits of Flash-ADC/DAC are combined with seven
LSB bits of backend SAR-ADC. The SNDR/SFDR results
at 12-bit level for overall CTIP-ADC design by employing
uncompensated and compensated TRI-DAC design running
at 100MS/s is shown in Fig. 14. The results show an
improvement in output-impedance related SNDR/SFDR at
higher frequencies over the first Nyquist band for impedance
matched and capacitive compensated TRI-DAC employed
in the CTIP-ADC architecture [1]. Degradation at higher
frequencies occurs as the resetting integrator op-amp is sus-
ceptible to offset caused by mismatch of the op-amp input
differential pair. This offset is gained by the resetting inte-
grator, which causes the backend ADC to saturate at higher
input tones. A solution is to use a scheme like Correlated
Double Sampling (CDS) where the op-amp offset is sam-
pled during reset and stored on the integrating capacitors,
cancelling the offset effects.
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TABLE 3. Comparison with previously published DAC work.
Table 3 compares the SPICE-level simulation results of
the TRI-DAC with measurement results of the previously
published state of the art CS-DACs. A straightforward com-
parison is difficult as operating voltages, FS output current
vary across these solutions and often CS-DACs target a resis-
tive load. Although this TRI-DAC sampling rate is lower
than reported DACs, the DNL/INL, area, SFDR and figure-
of-merit (FOM) performance is seen to be comparable
to [12]–[14], and [15]. Furthermore, the output-impedance
related HD3/SFDR performance for TRI-DAC is improved
using combined impedance matching and capacitive compen-
sation technique over a wide bandwidth without complex
analog/digital calibrations. The TRI-DAC design is suit-
able for operation in low power, low to medium bandwidth
applications such as in CT-ADCs and CT-
 ADCs.
VII. CONCLUSION
In this work, an analysis and design of a thermometer-
decoded CS-DAC suitable for CT-ADC architectures is
presented. Based on the requirements identified a detailed
analysis of the BI-DAC, CMP-DAC, and TRI-DAC topolo-
gies in terms of mismatch, noise, and code-dependent
output-impedance related distortion is presented. Timing
related errors such as ISI and jitter were not included in
this analysis as they are mitigated by the use of the resetting
integrator. From the analysis, a TRI-DAC topology is chosen
for its static-linearity and thermal noise performance bene-
fits over the BI-DAC and CMP-DAC topology. The proposed
TRI-DAC is verified using TSMC 65nm simulation results.
The design achieves 12-bit static-linearity and low latency
with approximately 355ps settling time. The TRI-DAC’s
thermal noise and mismatch performance design advantages
come at the cost of a code-dependent output loading effect.
To mitigate this effect a compensation technique is applied
that minimizes this non-linear loading effect and improves
the output-impedance related dynamic performance over the
Nyquist-band. This is verified from the simulation results
obtained by employing a capacitive compensated TRI-DAC
in the CTIP-ADC architecture.
ACKNOWLEDGEMENT
The authors would like to thank A. Scanlan, H. Reyhani,
M. Pelgrom, J. Cullinane, J. O’Donnell, S. Pender and
Analog Devices, Limerick, Ireland for their contribution to
this work.
REFERENCES
[1] D. O’Hare, A. G. Scanlan, E. Thompson, and B. Mullane, “Bandwidth
enhancement to continuous-time input pipeline ADCs,” IEEE Trans.
Very Large Scale Integr. (VLSI) Syst., vol. 26, no. 2, pp. 404–415,
Feb. 2018, doi: 10.1109/TVLSI.2017.2763129.
[2] Y. Tang, “Smart and high-performance digital-to-analog converters
with dynamic-mismatch mapping,” Ph.D. dissertation, Dept. Elect.
Eng., Eindhoven Univ. Technol., Eindhoven, The Netherlands, 2010.
[3] K. Nguyen, A. Bandyopadhyay, B. Adams, K. Sweetland, and
P. Baginski, “A 108 dB SNR, 1.1 mW oversampling audio DAC with
a three-level DEM technique,” IEEE J. Solid-State Circuits, vol. 43,
no. 12, pp. 2592–2600, Dec. 2008, doi: 10.1109/JSSC.2008.2006314.
[4] M. Bolatkale, L. J. Breems, R. Rutten, and K. A. A. Makinwa, “A
4 GHz continuous-time 
 ADC with 70 dB DR and –74 dBFS
THD in 125 MHz BW,” IEEE J. Solid-State Circuits, vol. 46, no. 12,
pp. 2857–2868, Dec. 2011, doi: 10.1109/JSSC.2011.2164963.
[5] P. D. Wit and G. Gielen, “Complementary DAC topology for
reduced output impedance dependency and improved dynamic
performance,” Electron. Lett., vol. 48, no. 17, pp. 1039–1041, 2012,
doi: 10.1049/el.2012.1142.
[6] B. Verhoef, “Design of a high speed digital to analog converter,”
M.Sc. thesis, Dept. Elect. Eng. Math. Comput. Sci., Univ. Twente,
Enschede, The Netherlands, 2009.
[7] C. Yonghua and R. L. Geiger, “Formulation of INL and DNL
yield estimation in current-steering D/A converters,” in Proc. IEEE
Int. Symp. Circuits Syst. (ISCAS), vol. 3, pp. 149–152, 2002,
doi: 10.1109/ISCAS.2002.1010182.
46 VOLUME 1, 2020
[8] A. V. D. Bosch, M. Steyaert, and W. Sansen, “An accurate statistical
yield model for CMOS current-steering D/A converters,” in Proc.
IEEE Int. Symp. Circuits Syst. (ISCAS), vol. 4. Geneva, Switzerland,
pp. 105–108, 2000, doi: 10.1109/ISCAS.2000.858699.
[9] M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers,
“Matching properties of MOS transistors,” IEEE J. Solid-
State Circuits, vol. 24, no. 5, pp. 1433–1439, Oct. 1989,
doi: 10.1109/JSSC.1989.572629.
[10] A. Sanyal, L. Chen, and N. Sun, “Dynamic element matching with
signal-independent element transition rates for multibit 
 modu-
lators,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 62, no. 5,
pp. 1325–1334, May 2015, doi: 10.1109/TCSI.2015.2407434.
[11] F.-T. Chou and C.-C. Hung, “Glitch energy reduction and
SFDR enhancement techniques for low-power binary-weighted
current-steering DAC,” IEEE Trans. Very Large Scale Integr.
(VLSI) Syst., vol. 24, no. 6, pp. 2407–2411, Jun. 2016,
doi: 10.1109/TVLSI.2015.2503727.
[12] T. Chen and G. G. E. Gielen, “A 14-bit 200-MHz current-steering
DAC with switching-sequence post-adjustment calibration,” IEEE J.
Solid-State Circuits, vol. 42, no. 11, pp. 2386–2394, Nov. 2007,
doi: 10.1109/JSSC.2007.906200.
[13] M.-H. Shen and P.-C. Huang, “A low cost calibrated DAC for
high-resolution video display system,” IEEE Trans. Very Large Scale
Integr. (VLSI) Syst., vol. 20, no. 9, pp. 1743–1747, Sep. 2012,
doi: 10.1109/TVLSI.2011.2161679.
[14] L. Renzhi and L. Pileggi, “Low-overhead self-healing methodol-
ogy for current matching in current-steering DAC,” IEEE Trans.
Circuits Syst. II, Exp. Briefs, vol. 62, no. 7, pp. 651–655, Jul. 2015,
doi: 10.1109/TCSII.2015.2404222.
[15] M. Liu, Z. Zhu, and Y. Yang, “A high-SFDR 14-bit 500 MS/s current-
steering D/A converter in 0.18 μm CMOS,” IEEE Trans. Very Large
Scale Integr. (VLSI) Syst., vol. 23, no. 12, pp. 3148–3152, Dec. 2015,
doi: 10.1109/TVLSI.2014.2386332.
SHANTANU MEHTA (Student Member,
IEEE) received the B.E. degree in elec-
tronics and telecommunications from India in
2011, and the M.Tech. degree in very large scale
integration design from VIT, India, in 2014.
Since 2015, he has been working as a Ph.D.
Researcher with the Circuits and Systems
Research Centre Group, University of Limerick.
He is working on error compensation techniques
to mitigate errors in current-steering D/A convert-
ers for his doctoral thesis. From 2016 to 2017,
he worked with the Automotive Group, Analog Devices, Limerick, as
a Design Engineer Intern. His research interests include D/A converters,
DSP, digitally assisted analog circuits, and dynamic element matching
techniques.
DANIEL O’HARE (Member, IEEE) received the
B.E. degree in electronic engineering from
University College Dublin, Ireland, in 2000, and
the Ph.D. degree in electronic engineering from the
University of Limerick in 2018. In 2000, he joined
Motorola Semiconductor. From 2004 to 2008, he
was with Freescale Semiconductor designing
ADCs and DACs for cellular transceivers. From
2008 to 2012, he was with M4S NV a spinout
of IMEC. He is currently working as a Senior
Researcher with MCCI, Tyndall National Institute,
Cork, Ireland. His research interests include the design of low voltage, low
noise, data converters, and analog signal conditioning circuits.
VINCENT O’BRIEN (Member, IEEE) received the
B.Sc. degree in electronic systems, the M.Eng.
degree in electronic engineering, and the Ph.D.
degree from the University of Limerick, Ireland,
in 2004, 2009, and 2018, respectively.
From 2009 to 2012, he was a Research Assistant
with the University of Limerick. He is currently
a Lecturer with the Aeronautical, Mechanical and
Electronic Engineering Department, Institute of
Technology Carlow. His research interests include
built-in-self-test for ADCs, digitally assisted ana-
log circuits, and dynamic element matching for oversampling converters.
ERIC THOMPSON (Member, IEEE) received the
B.Eng. degree in electronic engineering from the
University of Limerick, Ireland, in 1994. He has
worked for Mediatek and currently with Analog
Devices. He has worked on Nyquist rate and delta–
sigma ADCs, and SERDES.
BRENDAN MULLANE (Member, IEEE) received
the B.Eng. degree in electronic engineering and
the Ph.D. degree in the area of system-on-chip
data converter built-in-self-test from the University
of Limerick (UL), Ireland, in 1992 and 2010,
respectively.
From 1992 to 1995, he worked with Alps
Electric as a Junior Design Engineer, and from
1996 to 2002, he worked with LSI Logic as
a Senior IC Designer. He is currently a Senior
Research Fellow with the Circuits and Systems
Research Centre, UL, and has been the principal investigator on a number
of significant research projects. He has authored one book chapter and more
than 30 articles and holds four patents. His research interests include high
performance, low-power VLSI and test circuits for signal processing, and
DSP/CPU and data converters applications.
VOLUME 1, 2020 47
